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Background Calibration With Piecewise Linearized
Error Model for CMOS Pipeline A/D Converter
Jie Yuan, Member, IEEE, Nabil H. Farhat, Life Fellow, IEEE, and Jan Van der Spiegel, Fellow, IEEE
Abstract—A new all-digital background calibration method,
using a piecewise linear model to estimate the stage error pattern, is
presented. The method corrects both linear and nonlinear errors.
The proposed procedure converges in a few milliseconds and re-
quires low hardware overhead, without the need of a high-capacity
ROM or RAM. The calibration procedure is tested on a 0.6- m
CMOS pipeline analog-to-digital converter (ADC), which suffers
from a high degree of nonlinear errors. The calibration gives im-
provements of 17 and 26 dB for signal-noise-and-distortion ratio
(SNDR) and spurious-free dynamic range (SFDR), respectively, for
the Nyquist input signal at the sampling rate of 33 MSample/s. The
calibrated ADC achieves SNDR of 70.3 dB and SFDR of 81.3 dB at
33 MSample/s, which results in a resolution of about 12 b.
Index Terms—Analog-to-digital converter (ADC), background
calibration, CMOS ADC, nonlinear error calibration, pipeline
ADC.
I. INTRODUCTION
CMOS Nyquist-rate pipeline analog-to-digital converters(ADCs) have been an active topic for analog/mixed-
signal IC design. Early pipeline ADC designs [1]–[8] focused
on using circuit techniques to reduce the overall error level.
On the other hand, self-calibration techniques [9]–[12] are
able to compensate for a part of the systematic error, so as to
provide ADC designs with higher resolution at lower power
consumption or at higher speed. In the early developed calibra-
tion techniques, such as that in [9], calibrations are carried out
in the analog domain, which requires extra analog trimming
circuits. The development of all-digital calibration techniques,
such as those described in [10]–[12], leads to relaxed analog
circuit design, reduction of the overall error level, and higher
resolution, especially for low-power processes. In those fore-
ground self-calibration techniques, the calibration procedure
usually takes place at power-on. In order to track environmental
changes, such as power supply migration, dedicated calibra-
tion cycles have to be periodically allocated, which interrupts
normal operations. Hence, more desirable background cali-
bration techniques [15]–[18] have been developed to place the
calibration process outside the main signal path.
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All of the calibration techniques mentioned above aim to
compensate for code gaps, or linear errors, which result from
nonidealities, such as capacitance mismatch and finite opamp
gain. Nonlinear errors can occur in many situations. In high-
speed ADCs, large biasing currents are used to enable fast set-
tling. However, the large biasing current reduces the signal swing
range [22] of the opamps, especially for low-supply-voltage
processes. Hence, in high-speed applications that require a wide
input signal range, the output of the opamp can experience gain
dispersion, which introduces nonlinear error. In other occasions,
in order to save power, simple stages with small biasing current
can be used [19], nonlinear error inherently exists in these stages.
In addition, the dynamic settling process introduces nonlinear
errors at high sampling rate. Therefore, calibrations for non-
linear errors can further reduce the error of the pipeline.
Few papers have been reported that deal with nonlinear error
calibration [19]–[21]. In [19], the residual amplifier of the first
stage in an ideal 14-bit pipeline is changed to an open-loop am-
plifier, which introduces a considerable amount of nonlinear
error. Based on the open-loop model, a background calibra-
tion procedure was developed to compensate for this specific
nonlinear error. Recently, another calibration scheme for non-
linear errors has been proposed [20]. The nonlinear stage gain
is modeled by a second-order dependency on the output signal.
A couple of major codes generated by a digital-to-analog con-
verter (DAC) are calibrated at each stage. The method employs
a recursive process to calibrate both the DAC and the ADC.
In this paper, a new nonlinear calibration procedure is in-
troduced, which applies a piecewise linear model to estimate
the stage error pattern. A brief version of this technique has
been presented in [21]. The calibration procedure is general
against nonlinear error patterns in the sense that it is not de-
signed to compensate for a particular type. The all-digital cal-
ibration method can run in the background and has a fast con-
vergence rate. The procedure requires about 20 k logic gates
as calibration overhead, without the need for a high-capacity
memory. To illustrate the technique, a prototype pipeline whose
stages exhibited considerable nonlinear error was fabricated in
a 0.6- m CMOS process. Although the prototype design is not
optimized for power, the proposed nonlinear calibration proce-
dure can potentially lead to very simple stage designs to aggres-
sively reduce the power consumption of the pipeline ADC.
The remainder of this paper is organized in the following five
parts. In Section II, the error model of the conventional 1.5-bit
pipeline multiplying digital-analog converter (MDAC) is formu-
lated. In Section III, the new calibration method is introduced.
In Section IV, the circuit design of a 14-stage pipeline ADC is
described. The implementation details and experimental results
are given in Section V. Section VI gives the final conclusions.
1549-8328/$25.00 © 2008 IEEE
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Fig. 1. Pipeline ADC with digital error correction.
Fig. 2. Single-ended block diagram for a 1.5-bit stage.
II. PIPELINE STAGE ERROR MODEL
Fig. 1 shows a general pipeline ADC. Following the sample/
hold (S/H) front-end is a cascade of pipeline stages. Each stage
(STi) takes the residual voltage ( ) from the previous stage as
the input signal. The flash ADC inside the stage quantize into
bits. The recovered level is subtracted from the input signal
and amplified by to generate the residual signal for
the next stage. In order to reduce the complexity of the circuit
design, 1.5-bit MDACs are used. The single-ended version of
a conventional 1.5-bit MDAC is given in Fig. 2. The MDAC
operates under two nonoverlapping clocks and . Clock
is an early version of . is the input signal for the MDAC,
while is the output residual signal for the MDAC.
At the end of the phase, the differential charge stored on
the capacitors are and
(1)
where is the input voltage. At the end of the phase, the
differential charge stored on the capacitors are and
(2)
where is the output voltage. is the recovered analog level
from the sub-DAC with the following assignment:
if
if
if
(3)
in (2) is the offset at the negative input of the amplifier
(4)
where is the opamp’s static offset, and is the gain of the
amplifier.
If the charge injections by switches are signal indepen-
dent, the differential charge conserves
(5)
Hence, the fully differential equivalent transfer function for
the stage in Fig. 2, upon complete settling, can be derived to
(6)
If a mismatch of exists between the capacitors as shown in
(7)
then the transfer function can be simplified into
(8)
where
(9)
With Taylor expansion, (8) can be rewritten as
(10)
where
(11)
In the case that the opamp gain is large, would be a small
number and the effect of can be neglected. Then, the dom-
inant error source would result from the capacitance mismatch
, which causes linear error. In low-voltage processes, how-
ever, the opamp’s gain is limited. The effect of needs to be
considered. If the opamp gain is flat within the signal range,
in (9) is signal-independent. Hence, in (11) can be annexed
into to produce an overall linear error.
However, if the opamp has gain dispersion over the signal
range, would be a function of the input signal, i.e., . Then,
the term will introduce nonlinear error into the stage. In the
design of a high-speed opamp, the opamp specifications, such
as power, bandwidth, and output signal swing, are intertwined
[22]. As a result, large-signal swing cannot always be accom-
modated. The reduction of the allowable signal swing and re-
duced power supplies in the opamp will push the output transis-
tors close to the linear regime, near the edge of the signal range,
which causes a considerable amount of gain reduction of the
opamp.
On the other hand, in high-speed pipelines, stages usually
cannot reach complete settling, especially for large input sig-
nals, which results in longer slewing durations. As a result, the
dynamic performance of the pipeline suffers worse degrada-
tion from nonlinear error. The 1.5-bit MDAC in Fig. 2 oper-
ates under two phases, sampling phase and holding phase .
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Fig. 3. Signal flow of the stage.
For slewing-limited MDAC, a considerable amount of nonlinear
error arises at switches for incomplete settling during . If the
sampling rate is too high for the common-mode of MDAC to
settle during , the resulting nonlinear error not only depends
on the current code, but also on the previous codes. Nonlinear
errors of this type cannot be compensated effectively by any cal-
ibration scheme.
For an MDAC with a nonlinear error that is dependent only
on the current code, a general transfer function is given in
(12)
The corresponding signal flow is shown in Fig. 3.
III. CALIBRATION METHOD
A. Calibration Model
Although the stage error model derived above is helpful in de-
termining error sources, the derivation of an analytical recursive
backward transfer function for a general nonlinear error is
difficult. Instead, we use the error pattern diagram for the devel-
opment of our nonlinear calibration method. If we define
as the ideal transfer function, which is given in
if
if
if
(13)
and as the real stage transfer function (12), the error pat-
tern (EP) can be defined by subtracting the ideal inverse transfer
function from the real inverse transfer function, shown in
(14)
which is actually an input-referred error pattern.
The transfer function of an ideal 1.5-bit MDAC is shown in
Fig. 4. A typical nonlinear error pattern generated by stages with
the error model of (12) is shown in Fig. 5. In effect, offset might
exist in the error pattern. However, as long as over-ranging does
not happen in the pipeline, it does not affect the overall linearity.
Therefore, offset is excluded from our analysis. The two jumps
at the stage thresholds are one-stage code gaps (CGs). The
branches of the error pattern in different decision regions can
then be shifted to form a continuous nonlinear function , as
shown in Fig. 6. includes the effect of both linear errors
and nonlinear errors. In the case that only linear error exists,
will be a straight line.
In order to compensate for the nonlinearity effectively, the
error pattern need to be modeled. An easy way to model the
Fig. 4. Ideal transfer function of 1.5-bit stage.
Fig. 5. Nonlinear error pattern.
Fig. 6. Nonlinear error pattern with CGs removed.
nonlinear is to formulate a look-up table (LUT). It gives
superior accuracy; however, the expensive high-speed RAM
for the large LUT renders this method impractical, although
memory compression techniques can be used to reduce the
memory usage.
Instead of using an LUT, we use linear segments to model
the nonlinear function. Because the transfer function is usually
symmetric about the origin, we will focus our discussion to one
side. In Fig. 6, one internal breakpoint is used, which we define
as a first-order modeling. With increased nonlinearity, more in-
ternal breakpoints can be used. Therefore, the task of the non-
linear calibration is to estimate the location of the breakpoints
from the sampled data points during ADC operation. With po-
sitions of the internal breakpoints optimized, the raw code out
of the pipeline can go through a compensation routine that gen-
erates codes in real time with good linearity.
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B. Optimization Process Formulation
In the case of first-order modeling as shown in Fig. 6, there are
two breakpoints and four parameters ( ) that need
to be determined. It is difficult, if not impossible, to determine
all four parameters by direct and analytical methods. The most
practical way is to use optimization methods.
The optimization process starts with an estimated parameter
vector, . With the estimated stage error
pattern available, we can estimate the input of
stage from its residual output and the generated
digital . Using the definitions in (13) and (14), we can
derive the following equations:
(15)
(16)
Therefore
(17)
where
(18)
and takes the value in {0,1,2}. Each stage in the pipeline
can have its own error pattern, which is described by ( , ).
Using this set of recursive equations, the overall input voltage
to the -stage pipeline can be estimated as
(19)
With several extra stages in the pipeline, the first term in (19)
can be neglected. Also, (19) shows the well-known cascading
effect that code gaps and nonlinearity in the front stages have
a more significant effect on the performance of the ADC than
the ones in the rear. Therefore, only the front stages need
to be compensated for these nonidealities. As a result, the final
estimation of the input voltage is given as
(20)
where
(21)
In order to perform the calibration in the digital domain, we
need to derive a digital version of the estimation process. Similar
Fig. 7. Calibration architecture of the ADC.
Fig. 8. State machine of the calibration process.
to (17) and (18), the digital recursive stage functions are given
as
(22)
(23)
The estimation of the final digital input code is shown as
(24)
where
(25)
C. Calibration Process
We use a similar calibration architecture as the one used in
[18], and the architecture is given in Fig. 7. The main pipeline
ADC includes 14 1.5-bit stages, which generates 15-bit raw
codes (RCs) that need to be calibrated. The algorithmic ADC
generates 12-bit accurate calibration codes (CCs). The algo-
rithmic ADC runs in the background, at a much slower rate
than the main pipeline (1/32 of the main sampling rate in [18]).
Hence, it is able to provide 12-bit resolution with low power
consumption and small die area [18]. The digital processing unit
(DPU) recovers the final codes (FCs) and estimates the transfer
function.
The calibration process is shown in Fig. 8. The DPU first for-
mulates an point testing set out of the two ADCs,
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Fig. 9. Linearity evaluation method showing the FCs versus CCs.
. Then, the RCs go through a re-
covery operation, employing the estimation formula of (24) and
(25), to generate the FCs, and formulate an evaluation set,
. ES is evaluated by a linearity
metric. If the evaluation result lies outside the allowed boundary,
the parameters in the recovery unit adapts according to a certain
adaptation rule. The FCs are recovered again and reevaluated
until the evaluation result lies within the boundary. At this point,
the calibration process starts another TS collection.
1) Linearity Evaluation: In order to simplify the hardware
complexity of the linearity evaluation module, we use the
method illustrated in Fig. 9 for linearity check. The first two
points in ES, not necessarily the end points as shown in Fig. 9,
are used to draw a line between the two points. Then, the
positive FC distances of the other points in ES to the line are
accumulated as
(26)
The metric is similar to the mean-square metric, rather than
arithmetic averaging. The total metric is compared with bound-
aries to determine the linearity.
The method in Fig. 9 is actually an -pt INL accumulation.
The recovered FC has 15 b. If the FCs have a strict linearity of
12 b, and the dynamic range of the FC is not much smaller than
that of the CC, each node in an ES should result in a distance
less than 4 LSB. Therefore, the total metric would be less than
the boundary
(27)
On the other hand, even if an ES is found to be within , it is
not certain that the overall linearity of the recovered FCs reaches
12 b. However, there are two ways to reduce this positive false
probability. An obvious method is to increase . However, the
hardware cost and the length of calibration cycle increases at
least linearly with . Another method is to continuously eval-
uate the linearity of recovered codes. If the evaluations pass
linearity check constantly, we will call the calibration process
converging. Although the recovered FCs may have codes out of
the 0.5 LSB DNL and INL rules boundary, our simulation and
Fig. 10. Flow diagram illustrating the parameter adaptation procedure.
Fig. 11. PV status transfer: an example for parameter adaptation.
measurement show that the frequency spectrum of a converged
pipeline provides good performance in terms of overall SNR,
SFDR, and THD.
2) Parameter Adaptation: The logical procedure of param-
eter adaptation is shown in Fig. 10. An example of the status
transfer for the parameter vector (PV) is shown in Fig. 11. The
core of the module is a gradient engine, which adapts PV in the
gradient direction. Within the gradient engine, elements of PV
increase or decrease by a small fixed amount ( ) each time.
The adaptation is only validated when the evaluated metric im-
proves. This process continues until a local minimum is reached,
which is PV2 in Fig. 11. If the gradient adaptation stops with
the metric still outside the boundary, the module searches the
neighboring parameter space for a better PV. During a local
search, PV changes by a random amount ( ) to PV3. Then,
PV is adapted by the gradient engine to another local minimum
PV4. The random number can be generated by a pseudo random
number generator. Although it requires a multiplier, which can
be shared with other operation in the DPU, the random number
generator does not increase the hardware cost. If PV4 is less
than PV2, the local jump is beneficial, so PV4 is preserved.
Otherwise, PV retracts to PV2 for another local jump. After
runs of failed local searches, the module jumps further ( )
searching for a better PV solution. The previous procedure re-
peats until a local minimum PV6 is resulted. Again, the min-
imum is preserved. In the example of Fig. 11, PV4 is the final
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Fig. 12. Structure of the designed pipeline ADC.
Fig. 13. S/H front-end.
adaptation solution. Practically, the choice of and will
affect the convergence speed and the possibility of trapping into
local minimum. In our experiment, the parameters are empir-
ically chosen. is limited within , and is limited
within . The convergence results are shown in the testing
section.
The proposed adaptation procedure is a combination of the
LMS-typed gradient method and simulated annealing [23]. Al-
though, theoretically, it is difficult to reach the global minimum,
the procedure is able to settle to a quasi-optimum in a short time,
with a constrained parameter space and appropriate and .
However, the efficiency of the adaptation greatly depends on the
size of the PV, because the size and complexity of the parameter
space increase exponentially with the PV size. The increased
complexity prevents us from pursuing higher order modeling
for practical reasons.
IV. CIRCUIT DESCRIPTION
The designed fully differential ADC includes an S/H front-
end, 13 1.5-bit stages, and a back-end to resolve the final two
bits, as shown in Fig. 12. In order to save power, pipeline ADCs
usually employ stage scaling [12]–[14]. This may cause dif-
ferent error patterns for the different types of stages. As the com-
plexity of the adaptation problem of Section III-C2 grows ex-
ponentially with the size of the PV, the effectiveness of the cali-
bration procedure has to be tested against the weighted pipeline.
Therefore, we design three types of stages for the pipeline.
A. S/H Front-End
The fully differential S/H front-end is designed to achieve low
random noise level and high linearity. It uses bottom-plate sam-
pling, as shown in Fig. 13. A high linearity of the S/H front-end
is critical for the overall performance of the ADC, because the
calibration procedure is only useful against errors occurring in
the pipeline.
TABLE I
STAGES IN THE DESIGNED PIPELINE
Fig. 14. Telescopic gain-boosted opamp structure.
In order to suppress the third-order harmonic, bootstrapping
is used for the switches in the S/H front-end. To reduce the
noise [25], the sampling capacitors in the S/H front-end
is set to be 4 pF. Employing GBOPCAD as detailed in [22],
we are able to achieve SNDR and SFDR over 80 dB for the
S/H front-end. Although the performance of the S/H front-end
cannot be measured directly, measurement of the overall per-
formance proves that the S/H front-end is able to provide over
12-bit linearity.
B. 1.5-bit MDAC
The random noise control of the 1.5-bit stages in Fig. 2 is crit-
ical for the pipeline, especially for the front stages. Therefore,
the sampling capacitors should not be too small. On the other
hand, smaller sampling capacitors allow faster settling time for
stages, which consume less power. After optimization and sim-
ulation, the sampling capacitors of the first stage is set to be
400 fF. At this capacitance, the noise level is still suf-
ficiently low. The scalings of the stages are listed in Table I.
NMOS switches are used for the MDAC, with differential com-
parators [5].
Telescopic gain-boosted opamps, as shown in Fig. 14, are
used in our stages for less power and better design control by
the computer-aided design (CAD) tool GBOPCAD. In order to
introduce nonlinear error into the pipeline, the opamps are de-
signed at the signal swing specification of 1 V in GBOPCAD,
while the input signal swing is 2 V. Simulation shows that the
dc gain of the amplifier is reduced to 18 dB at both ends of the
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Fig. 15. Calibration setup.
Fig. 16. Chip die photograph.
input range, while the normal dc gain of the amplifier is 86 dB.
Hence, a considerable amount of gain dispersion exists within
the signal range.
V. IMPLEMENTATION AND EXPERIMENTAL RESULTS
A. Experimental Setup
An algorithmic ADC could have been used as described in
[18] but was omitted for simplicity. To prove the concepts be-
hind this work, instead, a 12-bit DAC from Tektronics AWG420
is used to substitute the effect of a calibrated 12-bit algorithmic
ADC. The actual prototype calibration setup for this work is
shown in Fig. 15.
A 15-bit pipeline ADC is designed as described in Section IV
and fabricated in a 0.6- m CMOS process. The die photograph
of the fabricated chip is shown in Fig. 16. The active die area is 3
mm . The supply voltage for the chip is 5 V. The voltage range
of the analog input differential signal is within V. The power
consumption of analog circuits is measured to be 350 mW. The
on-chip clock buffers are designed oversized to reduce clock
skews at high clock rates, which consume a large part of the
power. At the sampling rate of 33 MSample/s, the total power
consumption of the chip is 650 mW.
In order to reduce the design complexity, the DPU is not in-
cluded on the chip. Instead, the raw codes out of the pipeline
are captured by an MSTS test station from integrated measure-
ment systems (IMS). A software DPU is designed to calibrate
the captured raw codes for the prototype. A device-under-test
(DUT) board is designed to level-shift the common mode of the
DAC differential output signal and to interface with the MSTS
station.
Although the algorithmic ADC and DPU are not included on
the prototype chip, our calibration method is expected to give
considerable savings in die area for the complete system because
large-capacity high-speed memories are not required. In [19],
a 64-kb on-chip ROM is used, while a 256 k 18-bit off-chip
SRAM is used in [20].
B. Calibration Processor Implementation
The actual structure of the calibration DPU is shown in
Fig. 17. The major calibration system includes the blocks at
the downstream of the M-point TS buffer. It runs in the back-
ground. Any abnormality in the operation of the pipeline ADC
can be picked up by the system, as the tested metric deviates
beyond the boundaries. The adapter will be activated to adapt
the parameter vector of the recovery module until the metric
settles into the boundaries again. A pipelined recovery module
is needed in the path of the FC to enable true background
calibration in real time. This recovery module only takes settled
PVs from the PV adapter. Besides the fundamentals introduced
in Section III, several implementation issues, which affect the
performance of the calibration system, are worth mentioning.
1) Dynamic Boundary Setting: The convergence rate of the
calibration process inversely depends on the metric boundary.
A larger boundary setting leads to faster convergence, but
results in worse linearity. Although BD1 in (27) is an ideal
boundary in terms of resulting linearity, the convergence can be
rather slow for pipelines with complex nonlinear error patterns,
which cannot suitably be modeled at the current order. Besides,
pipeline with excessive noise is not able to converge within
the small boundary as well. Theoretically, it takes long enough
iterations to tell whether the boundary is too small for the
current pipeline and the estimation model, for which case we
call it singular. In order to run the calibration process within
reasonable time, the boundary is dynamically adjusted in our
procedure.
The setting starts with BD1. After the expiration of Counter2
in Fig. 17, which records unsuccessful iterations, the boundary
increases. The iteration process continues with the larger
boundary. As the result of the dynamic boundary setting, the
calibration procedure always converges. If the final boundary
is BD1, the calibrated ADC can achieve the specified linearity.
If the final boundary is larger than BD1, the linearity of the
calibrated ADC is expected to be worse than the specified
linearity. To determine whether the current calibration setup is
singular, the process can be repeated with a larger Counter2.
2) Modeling Order: Theoretically, high-order models can
provide better modeling accuracy, which leads to better calibra-
tion and higher linearity. However, the multiple-stage modeling,
due to the existence of multiple stage types in the pipeline, al-
ready expands the optimization space drastically. For first-order
modeling, twelve parameters [( , , , and ) for each type
of stage] need to be optimized in our optimization problem.
Further raising the modeling order will exponentially expand
this already large optimization space. Hence, the convergence
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Fig. 17. Block diagram of the calibration DPU.
speed of high-order modeling will be significantly slower than
that of the first-order modeling. On the other hand, in practical
implementations, the large optimization space is much more
sparsely sampled in high-order modeling than in the first-order
modeling situation, which makes it more difficult for the opti-
mization process to settle to the global optimum. As a result,
the final linearity obtained with higher order models is not sig-
nificantly improved. Accordingly, only first-order modeling is
used here. Nonetheless, our experimental measurements show
that first-order modeling converges in 9 ms for 12-bit linearity
on our designed pipeline.
3) Hardware Cost: In the hardware implementation of DPU,
13-bit signed integers are used for the -direction of the error
pattern in Fig. 6, and 15-bit unsigned integers are used for the
-direction. A floating point representation is used for the slope,
with 12-bit mantissa and 5-bit exponent.
Through simulations, modeling of the first six stages is found
to be able to provide 12-bit calibration resolution. A longer mod-
eled pipeline is not able to dramatically improve the resolution,
while it linearly increases the DPU size. Therefore, in our imple-
mentation, only the first six stages are modeled. The rest of the
stages are treated as ideal. Hence, inside the recovery module,
there is a seven-stage pipeline as can be seen from (24) when
. Each pipeline stage implements (22), which requires
a 15 12 unsigned multiplier to calculate . Therefore, a
total of six 15 12 unsigned multipliers are required for this
recovery module. This recovery module consumes most of the
calibration hardware.
The operations in the detection module are carried out in se-
ries. Multipliers are shared among serial modules. A maximum
of two 15 12 unsigned multipliers is required by the detection
module, which is the width of the linearity check module.
Therefore, a total of eight 15 12 unsigned multipliers
are required for the DPU for background calibration. In the
case of foreground calibration, only six 15 12 multipliers
TABLE II
CONVERGENCE TEST OF THE CALIBRATION PROCEDURE
are required. The 15 12 multiplier has been synthesized by
Synopsis tools. It requires about 1400 gates. For a 0.25- m
CMOS process, the multiplier consumes about 4.6 mW power
at the speed of 33 MHz. Hence, a DPU would require around
20 k gates, and the power consumption is less than 66 mW in a
0.25- m CMOS process at 33 MHz.
Compared with the previous background calibration
schemes, the DPU does not require ROM. The main usage of
RAM is the -Buffer in Fig. 17, which uses around 1-kb RAM
for our prototype ADC. For the remainder of the DPU, only
a small amount of registers are required to store intermediate
computation results.
C. Experimental Results
The convergence property of the calibration procedure is
tested at a sampling rate of 50 MSample/s. The boundary of
BD1 is set for the calibration. Different block are
used. The numbers of linearity check performed before the
procedure reaches convergence are tallied and listed in Table II.
The first row records the iteration counts for the procedure
upon convergence on a single evaluation set. The second row
lists the iteration counts before the procedure reaches final con-
vergence, which is achieved when it passes linearity check for
any evaluation set during operation. One observation is that the
first convergence takes up a large amount of the total iteration
process, which shows a high correlation among the convergence
of different evaluation sets. This indicates the possibility of a
common structure for raw codes recovery. Also, as shown in
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Fig. 18. Static performance without calibration at a sampling rate of
33 MSamples/s.
Fig. 19. Static performance with calibration at a sampling rate of
33 MSamples/s.
Table II, the procedure converges faster on a single evaluation
set at smaller block size. However, when the block size is too
small, the convergence on one evaluation set correlates less
with the other evaluation sets, which leads to a much higher
overall iteration number. On the other hand, the convergence
is slower when the block size is too large. Therefore, we use a
block size of 40 for the other testings. Because each linearity
check takes up about 7M cycles to complete, the convergence
process lasts 1590 7 40 ns ms.
The ADC chip is tested for its static and dynamic perfor-
mances. At the sampling rate of 33 MSample/s, the DNL and
INL of the ADC chip is measured by the histogram method
and plotted in Fig. 18. The INL indicates plenty of nonlinearity
at both ends, with code gaps at major code transitions. After
the background calibration procedure converges, the calibrated
ADC is tested for the static performance again and is plotted in
Fig. 19. Although the DNL and INL of some codes can still go
beyond the 0.5-LSB boundary, the compensation over nonlin-
earity and code gaps is apparent. In order to test the dynamic
performance of the ADC, the chip is tested for the 4 k-point
Fig. 20. 4 k-point FFT test results for ADC without and with calibration,
f = 4:7 MHz.
Fig. 21. 4 k-point FFT test results for ADC without and with calibration,
f = 16:3 MHz.
fast Fourier transform (FFT) routine. At the sampling rate of
33 MSample/s, the chip is applied with a 4.7-MHz si-
nusoidal signal. The frequency spectra, with and without cal-
ibration, are measured and plotted in Fig. 20. The raw ADC
codes are found to have high harmonic levels, especially a high
third-order harmonic. The overall SNDR is 54.4 dB and SFDR is
55.7 dB. After calibration, the harmonics are significantly sup-
pressed. The achieved SFDR is 87.4 dB, while the overall SNDR
is 73.7 dB. The SNDR improvement is 19 dB, while the SFDR
improves by 31 dB. The spectra for the 16.3-MHz input signal
is shown in Fig. 21. The high-frequency input signal enhances
the noise of the pipeline, which undermines the effect of the
tcscalibration.
The calibration procedure is also tested at different sampling
frequencies. The measured SNDR and SFDR under each sam-
pling frequency are plotted in Fig. 22. At the sampling rate of
50 MSample/s, with the input signal of 7 MHz, the calibrated
ADC achieves an SNDR of 70.2 dB and an SFDR of 82 dB.
For sampling rates under 50 MSample/s, all calibrated ADCs
achieve SNDRs beyond 71 dB and SFDRs beyond 82 dB. For
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Fig. 22. SNDR and SFDR over different sampling frequencies.
sampling rates above 50 MSample/s, the frequency spectrum
deteriorates quickly. At 66.7 MSample/s, the calibration proce-
dure converges at a boundary of 168, which equals 4.2M. The
resulting SNDR and SFDR are 61.7 and 68.9 dB, respectively.
Testing results show that the proposed technique can effec-
tively compensate for the distortion in the pipeline. However,
the noise in the fabricated pipeline limits the final resolution of
the calibrated ADC. To run the proposed calibration technique
effectively for 12-bit resolution, the noise level of the prototype
ADC was designed to be less than 1 LSB of the 15-bit pipeline.
In order to calibrate for 14-bit resolution, the noise level should
be lower than 1 LSB of a 17-bit pipeline, which is challenging
to achieve, particularly at high sampling frequency. Besides, a
14-bit algorithmic ADC is required.
VI. CONCLUSION
A nonlinear error model is studied for a pipeline ADC. Based
on the analysis, a new piecewise linear calibration procedure is
proposed. The procedure corrects not only the linear errors, but
also the nonlinear errors. The digital processing unit, which per-
forms the calibration procedure, requires about 20 k logic gates,
without the need for a large quantity of ROM or RAM. The
process runs in the background, without interrupting the normal
operation cycles. The proposed calibration architecture poten-
tially allows for designs of high-speed high-resolution pipeline
ADCs at low power consumption.
A 0.6- m CMOS prototype pipeline ADC chip which ex-
hibited a considerable amount of nonlinear errors was used to
evaluate the calibration procedure. Although the power con-
sumption in this prototype was not optimized, it can be im-
proved considerably by using a more advanced process and a
lower supply voltage and further optimizing the design of clock
buffers and more power-aware amplifiers. After calibration, the
ADC achieves 12-bit resolution at 33 MSample/s. Another ad-
vantage is the fast convergence of the calibration procedure, of
the order of milliseconds. The characteristics of the prototype
chip and the calibration method are listed in Table III.
TABLE III
PERFORMANCE SUMMARY(ROOM TEMPERATURE)
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